A 0.5μm CMOS CNN Analog Random Access Memory Chip for Massive Image Processing
نویسندگان
چکیده
R. Carmona1, S. Espejo2, R. Domínguez-Castro2, A. Rodríguez-Vázquez2, T. Roska3, T. Kozek1, L. O. Chua1 1 Electronics Research Laboratory, University of California, Berkeley 258M Cory Hall, Berkeley, CA 94720, USA. Phone: 1-510-6425311 Fax: 1-510-6438869 E-mail: [email protected] 2Instituto de Microelectrónica de Sevilla-CNM-Universidad de Sevilla. Edificio CICA, C/Tarfia s/n, 41012-Sevilla, SPAIN. 3MTA-SZTAKI, Analogic & Neural Computing Laboratory. H-1111 Budapest, Hungary.
منابع مشابه
Exploration Of Spatial-Temporal Dynamic Phenomena In A 32*32-Cell Stored Program Two-Layer CNN Universal Machine Chip Prototype
This paper describes a full-custom mixed-signal chip that embeds digitally programmable analog parallel processing and distributed image memory on a common silicon substrate. The chip was designed and fabricated in a standard 0.5μm CMOS technology and contains approximately 500,000 transistors. It consists of 1024 processing units arranged into a 32×32 grid. Each processing element contains two...
متن کاملAn 0.5-µm CMOS Analog Random Access Memory Chip for TeraOPS Speed Multimedia Video Processing
Data compressing, data coding, and communications in object-oriented multimedia applications like telepresence, computer-aided medical diagnosis, or telesurgery require an enormous computing power—in the order of trillions of operations per second (TeraOPS). Compared with conventional digital technology, cellular neural/nonlinear network (CNN)-based computing is capable of realizing these TeraO...
متن کاملA 0.5μm CMOS Random Access Analog Memory Chip for TeraOPS Speed Multimedia Video Processing
*Ricardo Carmona1, Servando Espejo1, Rafael Domínguez-Castro1, Ángel RodríguezVázquez1, Tamás Roska2, Tibor Kozek3, Leon O. Chua3 1 Instituto de Microelectrónica de Sevilla-CNM-CSIC-Universidad de Sevilla. Edificio CICA, Avda. Reina Mercedes s/n, 41012-Sevilla, Spain. Ph. No.: 34+ 954 239923, Fax: 34+ 954 231832 E-mail: [email protected] 2 MTA-SZTAKI, Analogic & Neural Computing Laboratory, ...
متن کاملFocal-Plane and Multiple Chip VLSI Approaches to CNNs
In this paper, three alternative VLSI analog implementations of CNNs are described, which have been devised to perform image processing and vision tasks: a programmable low-power CNN with embedded photosensors, a compact fixed-template CNN based on unipolar current-mode signals, and basic CMOS circuits to implement an extended CNN model using spikes. The first two VLSI approaches are intended f...
متن کاملEmbedded Dynamic Memory and Charge-Mode Logic for Parallel Array Processing
We present a mixed-signal distributed VLSI architecture for massively parallel array processing, with fine-grain embedded memory. The three-transistor processing element in the array combines a charge injection device (CID) binary multiplier and analog accumulator with embedded dynamic random-access memory (DRAM). A prototype 512 128 vector-matrix multiplier on a single 3 mm 3 mm chip fabricate...
متن کامل